Verilog digital logic design with emphasis on ASIC and FPGA design. Students design and verify large-scale systems. Assignments and project use the Verilog Hardware Description Language with emphasis on verification and high-frequency ASIC/FPGA targets. Prerequisite(s): courses 100/L. Concurrent enrollment in course 125L required. Enrollment limited to 40. P. Chan, A. Varma, M. Schlag, J. Renau, M. Guthaus
5 Credits
| Year | Fall | Winter | Spring | Summer |
|---|---|---|---|---|
| 2013-14 |
| |||
| 2012-13 |
| |||
| 2011-12 |
| |||
| 2010-11 |
| |||
| 2009-10 |
| |||
| 2008-09 |
|
| ||
| 2007-08 |
| |||
| 2006-07 |
| |||
| 2005-06 |
|
| ||
| 2004-05 |
|
| ||
| 2003-04 |
| |||
| 2002-03 |
| |||
| 2001-02 |
|
While the information on this web site is usually the most up to date, in the event of a discrepancy please contact your adviser to confirm which information is correct.