CSE125L: Logic Design with Verilog Laboratory

Laboratory sequence illustrating topics covered in course 125. Two 2-hour laboratory sessions per week. Students are billed a materials fee.

2 Credits

YearFallWinterSpringSummer
2019-20
Comments

Formerly CMPE 125L

While the information on this web site is usually the most up to date, in the event of a discrepancy please contact your adviser to confirm which information is correct.